Watchdog timer configuration register
WDT_APPCPU_RESET_EN | Reserved. |
WDT_PROCPU_RESET_EN | WDT reset CPU enable. |
WDT_FLASHBOOT_MOD_EN | When set, Flash boot protection is enabled. |
WDT_SYS_RESET_LENGTH | System reset signal length selection. 0: 100 ns. 1: 200 ns. 2: 300 ns. 3: 400 ns. 4: 500 ns. 5: 800 ns. 6: 1.6 us. 7: 3.2 us. |
WDT_CPU_RESET_LENGTH | CPU reset signal length selection. 0: 100 ns. 1: 200 ns. 2: 300 ns. 3: 400 ns. 4: 500 ns. 5: 800 ns. 6: 1.6 us. 7: 3.2 us. |
WDT_LEVEL_INT_EN | When set, a level type interrupt will occur at the timeout of a stage configured to generate an interrupt. |
WDT_EDGE_INT_EN | When set, an edge type interrupt will occur at the timeout of a stage configured to generate an interrupt. |
WDT_STG3 | Stage 3 configuration. 0: off. 1: interrupt. 2: reset CPU. 3: reset system. |
WDT_STG2 | Stage 2 configuration. 0: off. 1: interrupt. 2: reset CPU. 3: reset system. |
WDT_STG1 | Stage 1 configuration. 0: off. 1: interrupt. 2: reset CPU. 3: reset system. |
WDT_STG0 | Stage 0 configuration. 0: off. 1: interrupt. 2: reset CPU. 3: reset system. |
WDT_EN | When set, MWDT is enabled. |